Utilization and Performance Considerations in Resource Optimized Stereo Matching for Real-time Reconfigurable Hardware
نویسندگان
چکیده
This paper presents a quantitative evaluation of a set of approaches for increasing the accuracy of an area-based stereo matching method. It is targeting real-time FPGA systems focused on low resource usage and maximized improvement per cost unit to enable concurrent processing. The approaches are applied to a resource optimized correspondence implementation and the individual and cumulative costs and improvements are assessed. A combination of the implemented approaches perform close to other area-matching implementations, but at substantially lower resource usage. Additionally, the limitation in image size associated with standard methods is removed. As fully piped complete on-chip solutions, all improvements are highly suitable for real-time stereo-vision systems.
منابع مشابه
VHDL Description of a Synthetizable and Reconfigurable Real-Time Stereo Vision Processor
This paper describes a reconfigurable digital architecture to compute dense disparity maps at video-rate for stereo vision. The processor architecture is described in synthetizable VHDL and, by means of the reconfigurability, the hardware requirements are optimized for different image resolutions and matching scenarios. To have a configurable description of a stereo processor provides the entit...
متن کاملTowards Robust Full-speed FPGA-based Stereo-matching on the GIMME Platform
This paper presents GIMME (General Image Multiview Manipulation Engine), a highly flexible reconfigurable standalone mobile two-camera vision platform with stereo-vision capability. GIMME relies on reconfigurable hardware (FPGA) to perform application-specific low to medium-level imageprocessing at video-rate. A high-speed stereo-matching approach combining segmentation and 1D SAD for high accu...
متن کاملA Real-Time Stereo Matching Hardware Architecture Based on the AD-Census
In this paper, we propose a new stereo matching hardware architecture based on the ADCensus stereo matching algorithm that produces accurate disparity map. The proposed stereo matching hardware architecture is fully pipelined and processes images with disparity level parallelism in real time. Also, it uses modulo memory addressing methods for reducing the size of memory and the usage of hardwar...
متن کاملReconfigurable Computing Architecture for Accurate Disparity Map Calculation in Real-Time Stereo Vision
This paper presents a novel hardware architecture using FPGA-based reconfigurable computing (RC) for accurate calculation of dense disparity maps in real-time, stereo-vision systems. Recent stereo-vision hardware solutions have proposed local-area approaches. Although parallelism can be easily exploited using local methods by replicating the window-based image elaborations, accuracy is limited ...
متن کاملDesign and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کامل